




FIG. 1





**FIG. 3** 







FIG. 5

Receiver Input and Source Centered Clock Performance	Units	Λm	Ω	Ω	%	mV	sd	dВ	
	Max	1775	09	120	10	009	35		
	Min Typ	1675	95	100		500	25		
	Min	1575	40	08		400		10	
	Symbol   Conditions	See Figure Below				See Figure Below		Up to 7.5 GHz	
	Symbol	Vcm	${f Z}_{ m SE}$	$\mathbf{Z}_{d}$	$Z_{\scriptscriptstyle \mathrm{M}}$	A VQDO	t <sub>rH</sub> , t <sub>FH</sub>	S11	
	Parameter	Output Common Mode	Single Ended Output Impedance	Differential Input impedance	Input Impedance Mismatch	Q40, CML Input Differential Amplitude, p-p	Q40 Input Rise and Fall Time (20% to 80%)	Differential output return loss*	4-by-1 mux input return loss >15 db at 10 GHz








FIG. 7








FIG. 10B




FIG. 10A








FIG. 10C












FIG. 11D

FIG. 12A




FIG. 12B




FIG. 13

